Skip to content

IIT 386 — COMPUTER ORGANIZATION AND DESIGN (CUR-379)

Summary 🟢 ✓

  • Resource type: course
  • Owner Unit: Illinois Institute of Technology (Engineering)
  • College/School: IIT Partnership
  • Curriculum section: Engineering / Computer Science / CDM
  • Catalog: IIT 386
  • Last Verified: 2026-07-01

Course access

  • Level: green (Open Enrollment)
  • Rationale: No formal prerequisites listed in catalog description; open to any student meeting university registration rules.
  • Prerequisites: None listed in catalog description

Verification

Catalog description

This course covers basic concepts and state-of-the-art developments in computer architecture: computer technology, performance measures, instruction set design, computer arithmetic, controller and datapath design, memory systems, pipelining, array processing, parallel processing, multiprocessing, abstract analysis models, input-output systems, relationship between computer design and application requirements, and cost/performance trade-offs. Students will complete a project implementing a version of multiple-cycle processor. Credit will be given for either ECE 485 or CS 470 , but not both (Taught at IIT as ECE 485). (4.5 quarter hours)

Hardware relevance

Catalog course linked to map themes/programs: illinois_institute_of_technology_dual_degree.

EXT-016

Notes

Catalog course key: IIT 386.

Provenance (promotion record)

  • Promotion date: 2026-07-01
  • Promotion batch: catalog-course-promotion-2026-06-30
  • Provenance kernel:
  • depaul/XTR-000318depaul/SRC-001030 (catalog_description)
  • Extraction status: linked
  • Evidence packets:
  • 2026-06-30-engineering-catalog-evidence
  • Program tags: illinois_institute_of_technology_dual_degree
  • Schedule (capture): Not offered in queried registrar terms
  • Evidence captures:
  • Catalog: sources/inbox/2026-06-30-engineering-catalog-evidence/source_snapshot/captured/catalog-search-IIT-386.html
  • Schedule: sources/inbox/2026-06-30-engineering-catalog-evidence/source_snapshot/captured/schedule-IIT-386.json
  • Notes: Promoted from catalog discovery evidence packets; XTR/SRC linkage to be completed in forthcoming provenance refactor.